

FEATURES 2M x 16 MRAM

- +3.3 Volt power supply
- Fast 35ns read/write cycle (45ns for automotive temperature range)
- SRAM compatible timing
- Unlimited read & write endurance
- Data always non-volatile for >20 years at temperature
- RoHS-compliant small footprint 48-pin BGA and TSOP2 package
- All products meet MSL-3 moisture sensitivity level
- Commercial, Industrial and Automotive temperature ranges available



- One memory replaces FLASH, SRAM, EEPROM, NVSRAM and BBSRAM in systems for simpler, more efficient designs
- Improves reliability by replacing battery-backed SRAM





#### **INTRODUCTION**

The MR5A16A is a 33,554,432-bit magnetoresistive random access memory (MRAM) device organized as 2,097,152 words of 16 bits. The MR5A16A offers SRAM compatible 35 ns read/write timing (45ns for automotive temperature option) with unlimited endurance. Data is always non-volatile for greater than 20 years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification. To simplify fault tolerant design, the MR5A16A includes internal single bit error correction code with 7 ECC parity bits for every 64 data bits. The MR5A16A is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The MR5A16A is available in a small footprint 48-pin ball grid array (BGA) package and a 54-pin thin small outline package (TSOP Type 2). These packages are compatible with similar low-power SRAM products and other nonvolatile RAM products.


The MR5A16A provides highly reliable data storage over a wide range of temperatures. The product is offered with commercial temperature (0 to +70 °C), industrial temperature (-40 to +85 °C) and automotive temperature (-40 to +125 °C) operating temperature options. These products are not AEC Q-100 qualified.

#### **CONTENTS**

1.	DEVICE PIN ASSIGNMENT	3
2.	ELECTRICAL SPECIFICATIONS	4
3.	TIMING SPECIFICATIONS	7
4.	ORDERING INFORMATION	12
5.	MECHANICAL DRAWING	13
6.	REVISION HISTORY	14
Но	w to Reach Us	15

## 1. DEVICE PIN ASSIGNMENT


Figure 1.1 Block Diagram



**Table 1.1 Pin Functions** 

Signal Name	Function
Α	Address Input
Ē	Chip Enable
$\overline{W}$	Write Enable
G	Output Enable
UB	Upper Byte Enable
LB	Lower Byte Enable
DQ	Data I/O
V <sub>DD</sub>	Power Supply
V <sub>ss</sub>	Ground
DC	Do Not Connect
NC	No Connection

Figure 1.1 Package Pin Diagram (Top View)



48-Pin BGA

54-Pin TSOP2

**Table 1.2 Operating Modes** 

ǹ	<b>G</b> ¹	$\overline{\mathbf{W}}^{1}$	LB <sup>1</sup>	ŪB¹	Mode	V <sub>DD</sub> Current	DQL[7:0] <sup>2</sup>	DQU[15:8] <sup>2</sup>
Н	Х	Х	Х	Х	Not selected	<sub>SB1</sub> ,   <sub>SB2</sub>	Hi-Z	Hi-Z
L	Н	Н	Х	Х	Output disabled	l <sub>DDR</sub>	Hi-Z	Hi-Z
L	Х	Х	Н	Н	Output disabled	   DDR	Hi-Z	Hi-Z
L	L	Н	L	Н	Lower Byte Read	   DDR	D <sub>Out</sub>	Hi-Z
L	L	Н	Н	L	Upper Byte Read	I <sub>DDR</sub>	Hi-Z	D <sub>Out</sub>
L	L	Н	L	L	Word Read	   DDR	D <sub>Out</sub>	D <sub>Out</sub>
L	Х	L	L	Н	Lower Byte Write	I <sub>DDW</sub>	D <sub>in</sub>	Hi-Z
L	Х	L	Н	L	Upper Byte Write	I <sub>DDW</sub>	Hi-Z	D <sub>in</sub>
L	Х	L	L	L	Word Write	I <sub>DDW</sub>	D <sub>in</sub>	D <sub>in</sub>

 $<sup>^{1}</sup>$  H = high, L = low, X = don't care

<sup>&</sup>lt;sup>2</sup> Hi-Z = high impedance

## 2. ELECTRICAL SPECIFICATIONS

### **Absolute Maximum Ratings**

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits. The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field greater than the maximum field intensity specified in the maximum ratings.

Table 2.1 Absolute Maximum Ratings 1

Symbol	Parameter	Conditions	Value	Unit
V <sub>DD</sub>	Supply voltage <sup>2</sup>		-0.5 to 4.0	V
V <sub>IN</sub>	Voltage on an pin <sup>2</sup>		$-0.5 \text{ to V}_{DD} + 0.5$	V
I <sub>OUT</sub>	Output current per pin		±20	mA
P <sub>D</sub>	Package power dissipation <sup>3</sup>		0.600	W
_	Town a water war and day him.	Commercial	-10 to 85	°C
T <sub>BIAS</sub>	Temperature under bias	Industrial	-45 to 95	°C
$T_{stg}$	Storage Temperature		-55 to 150	°C
$T_{Lead}$	Lead temperature during solder (3 minute max)		260	°C
H <sub>max_write</sub>	Maximum magnetic field	During Write	8000	A /m
H <sub>max_read</sub>	Maximum magnetic field	During Read or Standby	6000	A/m

<sup>&</sup>lt;sup>1</sup> Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.

#### **Table 2.2 Operating Conditions**

Symbol	Parameter	Temp Range	Min	Typical	Max	Unit
$V_{_{\mathrm{DD}}}$	Power supply voltage		3.0 <sup>1</sup>	3.3	3.6	٧
$V_{WI}$	Write inhibit voltage		2.5	2.7	3.0 <sup>1</sup>	V
$V_{_{\mathrm{IH}}}$	Input high voltage		2.2	-	$V_{DD} + 0.3^{2}$	V
V <sub>IL</sub>	Input low voltage		-0.5 <sup>3</sup>	-	0.8	V
		Commercial	0	1	70	°C
$T_{A}$	Temperature under bias <sup>4</sup>	Industrial	-40	1	85	°C
		Automotive	-40	-	125	°C

<sup>&</sup>lt;sup>1</sup> There is a 2 ms startup time once V<sub>DD</sub> exceeds V<sub>DD</sub> (min). See **Power Up and Power Down Sequencing** below.

#### **Power Up and Power Down Sequencing**


**Electrical Specifications** 

The MRAM is protected from write operations whenever  $V_{DD}$  is less than  $V_{WI}$ . As soon as  $V_{DD}$  exceeds  $V_{DD}$  (min), there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The  $\overline{E}$  and  $\overline{W}$  control signals should track  $V_{DD}$  on power up to  $V_{DD}$ - 0.2 V or  $V_{H}$  (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that a signal remains high if the driving signal is Hi-Z during power up. Any logic that drives  $\overline{E}$  and  $\overline{W}$ should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where  $V_{\tiny DD}$  goes below  $V_{\tiny WI}$ , writes are protected and a startup time must be observed when power returns above  $V_{pp}$  (min).

Figure 2.1 Power Up and Power Down Diagram



<sup>&</sup>lt;sup>2</sup> All voltages are referenced to  $V_{ss}$ . The DC value of  $V_{IN}$  must not exceed actual applied  $V_{DD}$  by more than 0.5V. The AC value of  $V_{IN}$  must not exceed applied  $V_{DD}$  by more than 2V for 10ns with  $I_{IN}$  limited to less than

<sup>&</sup>lt;sup>3</sup> Power dissipation capability depends on package characteristics and use environment.

 $<sup>^{2}</sup>$   $V_{IJ}(max) = V_{DD} + 0.3 V_{DC}$ ;  $V_{IJ}(max) = V_{DD} + 2.0 V_{AC}$  (pulse width  $\leq 10$  ns) for  $l \leq 20.0$  mA.

 $<sup>^{3}</sup>$   $V_{\parallel}$  (min) = -0.5  $V_{pc}$ ;  $V_{\parallel}$  (min) = -2.0  $V_{AC}$  (pulse width  $\leq$  10 ns) for  $I \leq$  20.0 mA.

<sup>&</sup>lt;sup>4</sup> The ambient operature temperature rating assumes a 10% duty cycle (2 years out of 20 years life) for operating temperatures between +85°C and +125°C.

## **Table 2.3 DC Characteristics**

Symbol	Parameter	Conditions	Min	Max	Unit
l <sub>Ikg(I)</sub>	Input leakage current	All	-	±1	μΑ
l lkg(O)	Output leakage current	All	-	±1	μΑ
V	0.4	I <sub>OL</sub> = +4 mA	-	0.4	V
V <sub>OL</sub>	Output low voltage	$I_{OL} = +100  \mu A$		V <sub>ss</sub> + 0.2	V
W	Outrout bigh valtage	I <sub>OH</sub> = -4 mA	2.4	-	V
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -100 μA	V <sub>DD</sub> - 0.2	-	V

**Table 2.4 Power Supply Characteristics** 

Symbol	Parameter	Typical	Max	Unit
l <sub>DDR</sub>	AC active supply current - read modes <sup>1</sup> $(I_{OUT} = 0 \text{ mA}, V_{DD} = \text{max})$	60	75	mA
I <sub>DDW</sub>	AC active supply current - write modes <sup>1</sup> $(V_{DD} = max)$	152	180	mA
I <sub>SB1</sub>	AC standby current $(V_{DD} = max, \overline{E} = V_{IH})$ no other restrictions on other inputs	18	28	mA
I <sub>SB2</sub>	CMOS standby current $(\overline{E} \geq V_{DD} - 0.2 \text{ V and } V_{In} \leq V_{SS} + 0.2 \text{ V or } \geq V_{DD} - 0.2 \text{ V})$ $(V_{DD} = \text{max, } f = 0 \text{ MHz})$	10	18	mA

6

## **3. TIMING SPECIFICATIONS**

Table 3.1 Capacitance <sup>1</sup>


Symbol	Parameter	Typical	Max	Unit
C <sub>In</sub>	Address input capacitance	-	8	рF
C <sub>In</sub>	Control input capacitance	-	8	рF
C <sub>1/0</sub>	Input/Output capacitance	-	8	рF

 $<sup>^{1}</sup>$ f = 1.0 MHz, dV = 3.0 V,  $T_A$  = 25 °C, periodically sampled rather than 100% tested.


**Table 3.2 AC Measurement Conditions** 

Parameter	Value	Unit
Logic input timing measurement reference level	1.5	V
Logic output timing measurement reference level	1.5	V
Logic input pulse levels	0 or 3.0	V
Input rise/fall time	2	ns
Output load for low and high impedance parameters	See Fig	ure 3.1
Output load for all other timing parameters	See Figure 3.2	

Figure 3.1 Output Load Test Low and High



**Figure 3.2 Output Load Test All Others** 





<sup>&</sup>lt;sup>1</sup> All active current measurements are measured with one address transition per cycle and at minimum cycle time.

Symbol	Parameter	Min	Max	Unit
t <sub>AVAV</sub>	Read cycle time	35 [45] <sup>4</sup>	-	ns
t <sub>AVQV</sub>	Address access time	-	35 [45] <sup>4</sup>	ns
t <sub>ELQV</sub>	Enable access time <sup>2</sup>	-	35 [45] <sup>4</sup>	ns
t <sub>GLQV</sub>	Output enable access time	-	15	ns
t <sub>BLQV</sub>	Byte enable access time	-	15	ns
t <sub>AXQX</sub>	Output hold from address change	3	-	ns
t <sub>ELQX</sub>	Enable low to output active <sup>3</sup>	3	=	ns
t <sub>GLQX</sub>	Output enable low to output active <sup>3</sup>	0	-	ns
t <sub>BLQX</sub>	Byte enable low to output active <sup>3</sup>	0	-	ns
t <sub>EHQZ</sub>	Enable high to output Hi-Z <sup>3</sup>	0	15	ns
t <sub>GHQZ</sub>	Output enable high to output Hi-Z <sup>3</sup>	0	10	ns
t <sub>BHQZ</sub>	Byte high to output Hi-Z <sup>3</sup>	0	10	ns

W is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.

- <sup>2</sup> Addresses valid before or at the same time E goes low.
- $^3$  This parameter is sampled and not 100% tested. Transition is measured  $\pm 200$  mV from the steady-state voltage.
- <sup>4</sup> Specification in square brackets [xx] applicable for automotive temperature range option only.





8

Timing Specifications MR5A16A


<b>Table 3.4 Write Cycle Timing</b>	ı 1	(W Controlled) 1
Table 3.7 Wille Cycle Hilling	4 .	( W Controlled)

Symbol	Parameter	Min	Max	Unit
t <sub>AVAV</sub>	Write cycle time <sup>2</sup>	35 [45] <sup>4</sup>	-	ns
t <sub>AVWL</sub>	Address set-up time	0	-	ns
t <sub>AVWH</sub>	Address valid to end of write (G high)	20 [30] 4	-	ns
t <sub>AVWH</sub>	Address valid to end of write (G low)	20 [30] 4	-	ns
t <sub>wlwh</sub> t <sub>wleh</sub>	Write pulse width (G high)	15	-	ns
t <sub>wlwh</sub> t <sub>wleh</sub>	Write pulse width (G low)	15	-	ns
t <sub>DVWH</sub>	Data valid to end of write	10	-	ns
t <sub>WHDX</sub>	Data hold time	0	-	ns
t <sub>wLQZ</sub>	Write low to data Hi-Z <sup>3</sup>	0	15	ns
t <sub>whqx</sub>	Write high to output active <sup>3</sup>	3	-	ns
t <sub>whax</sub>	Write recovery time	12	-	ns

All write occurs during the overlap of E low and W low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If G goes low at the same time or after W goes low, the output will remain in a high impedance state. After W, E or UB/LB has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between E being asserted low in one cycle to E being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

<sup>&</sup>lt;sup>4</sup> Specification in square brackets [xx] applicable for automotive temperature range option only.





<sup>&</sup>lt;sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.

<sup>&</sup>lt;sup>3</sup> This parameter is sampled and not 100% tested. Transition is measured  $\pm 200$  mV from the steady-state voltage. At any given voltage or temperate,  $t_{WLOZ}(max) < t_{WHOZ}(min)$ .


Table 3.5 Write Cycle Timing 2 (E Controlled) 1

MR5A16A

Symbol	Parameter	Min	Max	Unit
t <sub>AVAV</sub>	Write cycle time <sup>2</sup>	35 [45] <sup>4</sup>	-	ns
t <sub>AVEL</sub>	Address set-up time	0	-	ns
t <sub>AVEH</sub>	Address valid to end of write $(\overline{G} \text{ high})$	20 [30] 4	-	ns
t <sub>AVEH</sub>	Address valid to end of write $(\overline{G} \text{ low})$	20 [30] 4	-	ns
t <sub>ELEH</sub> t <sub>ELWH</sub>	Enable to end of write (G high)	15	-	ns
t <sub>ELEH</sub>	Enable to end of write (G low) <sup>3</sup>	15	-	ns
t <sub>DVEH</sub>	Data valid to end of write	10	-	ns
t <sub>EHDX</sub>	Data hold time	0	-	ns
t <sub>EHAX</sub>	Write recovery time	12	-	ns

All write occurs during the overlap of E low and W low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If G goes low at the same time or after W goes low, the output will remain in a high impedance state. After W, E or UB/ LB has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between E being asserted low in one cycle to E being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

Figure 3.5 Write Cycle Timing 2 (E Controlled)



10

Timing Specifications MR5A16A


## Table 3.6 Write Cycle Timing 3 (LB/UB Controlled) 1

Symbol	Parameter	Min	Max	Unit
t <sub>AVAV</sub>	Write cycle time <sup>2</sup>	35 [45] <sup>3</sup>	-	ns
t <sub>AVBL</sub>	Address set-up time	0	-	ns
t <sub>AVBH</sub>	Address valid to end of write (G high)	20 [30] <sup>3</sup>	-	ns
t <sub>AVBH</sub>	Address valid to end of write (G low)	20 [30] <sup>3</sup>	-	ns
t <sub>BLEH</sub>	Write pulse width (G high)	15	-	ns
t <sub>BLEH</sub>	Write pulse width (G low)		-	ns
t <sub>DVBH</sub>	Data valid to end of write	10	-	ns
t <sub>BHDX</sub>	Data hold time	0		ns
t <sub>BHAX</sub>	Write recovery time	12	-	ns

All write occurs during the overlap of E low and W low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If G goes low at the same time or after W goes low, the output will remain in a high impedance state. After W, E or UB/LB has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. If both byte control signals are asserted, the two signals must have no more than 2 ns skew between them. The minimum time between E being asserted low in one cycle to E being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

<sup>&</sup>lt;sup>3</sup> Specification in square brackets [xx] applicable for automotive temperature range option only.





<sup>&</sup>lt;sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.

<sup>&</sup>lt;sup>3</sup> If E goes low at the same time or after W goes low, the output will remain in a high-impedance state. If E goes high at the same time or before W goes high, the output will remain in a high-impedance state.


<sup>&</sup>lt;sup>4</sup> Specification in square brackets [xx] applicable for automotive temperature range option only.

<sup>&</sup>lt;sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.

## MR5A16A

## **4. ORDERING INFORMATION**

**Figure 4.1 Part Numbering System** 




**Table 4.1 Available Parts** 

Grade	Temp Range	Package	Shipping Con- tainer	Order Part Number
	0 to +70 °C	48-BGA	Trays	MR5A16AMA35
Commercial			Tape & Reel	MR5A16AMA35R
Commerciai	010 +70 C	E4 TCOD2	Trays	MR5A16AYS35
		54-TSOP2	Tape & Reel	MR5A16AYS35R
		48-BGA	Tray	MR5A16ACMA35
   Industrial	-40 to +85°C		Tape & Reel	MR5A16ACMA35R
industriai	1-40 t0 +85 C	54-TSOP2	Tray	MR5A16ACYS35
		34-13UP2	Tape & Reel MR5A16ACYS35R	
		48-BGA	Tray	MR5A16AUMA45
Automotivo!	40 to 1125°C		Tape & Reel	MR5A16AUMA45R
Automotive <sup>1</sup>	-40 to +125°C	54-TSOP2	Tray	MR5A16AUYS45
			Tape & Reel	MR5A16AUYS45R

<sup>1.</sup> Not AEC Q-100 Qualified.

## **5. MECHANICAL DRAWING**

Figure 5.1 48-FBGA



Ref	Min	Nominal	Max
Α	1.19	1.27	1.35
A1	0.22	0.27	0.32
b	0.31	0.36	0.41
D		10.00 BSC	
Е		10.00 BSC	
D1	5.25 BSC		
E1	3.75 BSC		
DE	0.375 BSC		
SE		0.375 BSC	
е	0.75 BSC		

Ref	Tolerance of, from and position
aaa	0.10
bbb	0.10
ddd	0.10
eee	0.15
fff	0.08


#### **Print Version Not To Scale**


- 1. Dimensions in Millimeters.
- 2. The 'e' represents the basic solder ball grid pitch.
- (3) 'b' is measurable at the maximum solder ball diameter in a plane parallel to datum C.
- 4. Dimension 'ddd' is measured parallel to primary datum C.
- Primary datum C (seating plane) is defined by the crowns
- of the solder balls.
- 6. Package dimensions refer to JEDEC MO-205 Rev. G.

# MR5A16A


## **5. MECHANICAL DRAWING**


Figure 5.2 54-TSOP2





Ref	Min	Nominal	Max
Α			1.20
A1	0.05	0.10	0.15
A2	0.95	1.00	1.05
b	0.30	0.35	0.45
С	0.12		0.21
D	22.10	22.22	22.35
Е	11.56	11.76	11.95
E1	10.03	10.16	10.29
е	0.80 BSC		
L	0.40	0.50	0.60
L1		0.80 REF	
R1	0.12	-	-
R2	0.12	-	0.25
θ	0°	-	8°
θ1	0.40	-	-
θ2	15° REF		
θ3	15° REF		





#### **Print Version Not To Scale**

- 1. Dimensions in Millimeters.
- 2. Package dimensions refer to JEDEC MS-024



## **6. REVISION HISTORY**

	Date	Description of Change
1.0	Nov 20, 2019	Released first version of the datasheet
1.1	Jan 10, 2023	Removed errata and restored MSL-3

15

#### 7. HOW TO CONTACT US

#### **How to Reach Us:**

Home Page:

www.everspin.com

# World Wide Information Request WW Headquarters - Chandler, AZ

5670 W. Chandler Blvd., Suite 130 Chandler, Arizona 85226

Tel: +1-877-480-MRAM (6726) Local Tel: +1-480-347-1111

Fax: +1-480-347-1175

support@everspin.com

orders@everspin.com

sales@everspin.com

#### **Europe, Middle East and Africa**

Everspin Europe Support support.europe@everspin.com

#### **Japan**

Everspin Japan Support support.japan@everspin.com

#### **Asia Pacific**

Everspin Asia Support support.asia@everspin.com

#### **Everspin Technologies, Inc.**

Information in this document is provided solely to enable system and software implementers to use Everspin Technologies products. There are no express or implied licenses granted hereunder to design or fabricate any integrated circuit or circuits based on the information in this document. Everspin Technologies reserves the right to make changes without further notice to any products herein. Everspin makes no warranty, representation or quarantee regarding the suitability of its products for any particular purpose, nor does Everspin Technologies assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters, which may be provided in Everspin Technologies data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including "Typicals" must be validated for each customer application by customer's technical experts. Everspin Technologies does not convey any license under its patent rights nor the rights of others. Everspin Technologies products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Everspin Technologies product could create a situation where personal injury or death may occur. Should Buyer purchase or use Everspin Technologies products for any such unintended or unauthorized application, Buyer shall indemnify and hold Everspin Technologies and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Everspin Technologies was negligent regarding the design or manufacture of the part. Everspin™ and the Everspin logo are trademarks of Everspin Technologies, Inc. All other product or service names are the property of their respective owners.

Copyright © 2019 Everspin Technologies, Inc.

