Replacing the Cypress CY14B256LA-nvSRAM with Everspin MR256A08B MRAM

GENERAL CONSIDERATIONS for REPLACING nvSRAM with MRAM

Every write with an MRAM is instantly non-volatile for at least 20 years. There is no transfer of data from a volatile to a non-volatile memory cell, no external capacitors or back up batteries. The elimination of external components, highly reliable data retention, and 35ns SRAM compatible READ/WRITE speed makes MRAM a viable candidate for reducing system cost without compromising system performance.

EVERSPIN MRAM MEMORY

Everspin is the global leader in commercially available MRAM technology and Everspin MRAM products are present in hundreds of applications demanding high-speed, reliable, non-volatile memory.

MR256A08B COMPARISON TO CY14B256LA

The Everspin MRAM solution provides:

- Always non-volatile. No unreliable capacitor dependent backup cycles
- No \( V_{CAP} \) or \( V_{BATT} \) required
- Immediate (<1ns) Power-off with no loss of data
- No complex Software STORE/RECALL routines
- Fast Start-up time (2ms vs. 20ms)
- Unlimited Read and Write cycles. No Wear-out Concerns
- 20-Year Data Retention with No Cycling Dependence
- Fewer components means smaller design footprint and lower total BOM cost
- Directly replaces the Cypress nvSRAM

COMPATIBILITY

The Everspin MR256A08BCYS (44-TSOP2) memory is pin and timing compatible with the Cypress CY14B256LA-ZS.

TIMING COMPATIBILITY

Both Everspin MRAM and nvSRAM have standard, compatible asynchronous SRAM timing. The MRAM however, retains data even at power off for an indefinite period of time and over temperature cycling. With a 35 ns read/write cycle time, the MRAM is compatible with similar nvSRAM speed grade options.

It is important to note that the Everspin MR256A08B device requires a minimum of 12ns hold time from Write Enable (and Chip Enable) high to Address invalid (Please see \( T_{WHAX} \).
Replacing the Cypress CY14B256LA-ZS25 nvSRAM with Everspin MR256A08BMA35 MRAM

and $T_{EHAX}$ in the MR256A08B data sheet available here.) Most microprocessors can accommodate this Hold time.

**PIN COMPATIBILITY**

- 256Kb organized in the 32Kx8 configuration
- 3.3 volt nominal operation
- Standard SRAM parallel address pins (A0-14)
- Standard byte-wide, bidirectional data pins (DQ0-7)
- Standard control signals (/E, /W, /G)

The MR256A08B does not require an external capacitor and other associated passive components required by the CY14B256LA-xx devices.

The primary differences between the Cypress and Everspin devices are the two pins on the nvSRAM: $V_{CAP}$ and /HSB. These pins are used to support the nvSRAM backup cycle and are not required for operation of the MRAM.

$V_{CAP}$ pin
A capacitor is required on the $V_{CAP}$ pins (Pin 30 on the TSOP2) on nvSRAM devices. Everspin assigns a “Do not connect” (DC) to the corresponding pins on the MRAM. When replacing the Cypress nvSRAM with the Everspin MRAM, it is recommended that this pin be either left floating or kept at $V_{ss}$. If a capacitor or $V_{DD}$ is connected to this pin, it will have no effect on MRAM operation. However, the device may draw more current than if this pin is pulled to $V_{ss}$ or left floating.

/HSB pin
The /HSB pin of the nvSRAM (Pin 44 of the TSOP2) is used to either initiate a Hardware Store or indicate a Hardware Store is in process. The corresponding pin on the MRAM is recommended “Do not connect” with the MRAM 44 pin TSOP2.

On pin 44 on the MRAM TSOP2 package, the MRAM has a static pull-down to $V_{ss}$. Consequently, a Host processor should not expect the MRAM to drive this pin to a high state.
### Pin function comparison between MRAM and nvSRAM, 44 pin TSOP-II package

<table>
<thead>
<tr>
<th>PIN #</th>
<th>Everspin</th>
<th>Cypress</th>
<th>Everspin Connection</th>
<th>Everspin Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DC</td>
<td>NC</td>
<td>Do not connect</td>
<td>Internally pulled down – okay to tie to V\textsubscript{IH} or V\textsubscript{IL}</td>
</tr>
<tr>
<td>2</td>
<td>NC</td>
<td>NC</td>
<td>Not connected to die</td>
<td></td>
</tr>
<tr>
<td>21</td>
<td>DC</td>
<td>NC</td>
<td>Do not connect</td>
<td>Internally pulled down – okay to tie to V\textsubscript{IH} or V\textsubscript{IL}</td>
</tr>
<tr>
<td>22</td>
<td>DC</td>
<td>NC</td>
<td>Do not connect</td>
<td>Internally pulled down – okay to tie to V\textsubscript{IH} or V\textsubscript{IL}</td>
</tr>
<tr>
<td>23</td>
<td>DC</td>
<td>NC</td>
<td>Do not connect</td>
<td>Internally pulled down – okay to tie to V\textsubscript{IH} or V\textsubscript{IL}</td>
</tr>
<tr>
<td>24</td>
<td>DC</td>
<td>NC</td>
<td>Do not connect</td>
<td>Internally pulled down – okay to tie to V\textsubscript{IH} or V\textsubscript{IL}</td>
</tr>
<tr>
<td>28</td>
<td>Vdd</td>
<td>A13</td>
<td>Bonded to die</td>
<td>Must be pulled up to Vdd or to an address line</td>
</tr>
<tr>
<td>29</td>
<td>Vss</td>
<td>A14</td>
<td>Bonded to die</td>
<td>Must be pulled down to Vss or to an address line</td>
</tr>
<tr>
<td>30</td>
<td>DC</td>
<td>VCap</td>
<td>Do not connect</td>
<td><strong>Must be kept at a Steady State.</strong> Prefer floating or tied to Vss to minimize current draw.</td>
</tr>
<tr>
<td>38</td>
<td>A13</td>
<td>NC</td>
<td>Bonded to die</td>
<td>Address input</td>
</tr>
<tr>
<td>39</td>
<td>A14</td>
<td>NC</td>
<td>Bonded to die</td>
<td>Address input</td>
</tr>
<tr>
<td>40</td>
<td>NC</td>
<td>NC</td>
<td>Not connected to die</td>
<td></td>
</tr>
<tr>
<td>41</td>
<td>NC</td>
<td>NC</td>
<td>Not connected to die</td>
<td></td>
</tr>
<tr>
<td>42</td>
<td>DC</td>
<td>NC</td>
<td>Do not connect</td>
<td>Internally pulled down – okay to tie to V\textsubscript{IH} or V\textsubscript{IL}</td>
</tr>
<tr>
<td>43</td>
<td>NC</td>
<td>NC</td>
<td>Not connected to die</td>
<td></td>
</tr>
<tr>
<td>44</td>
<td>DC</td>
<td>HSB_</td>
<td>Do not connect</td>
<td>Internally pulled down. Ignore a low on this pin</td>
</tr>
</tbody>
</table>
OTHER REPLACEMENT DESIGN CONSIDERATIONS

**HSB SOFTWARE**

Due to its persistence, there is no power monitoring requirement for the Everspin MRAM as is the case with the nvSRAM. Hence initiating or monitoring Hardware Stores, Re-stores and associated software routines are unnecessary and can be eliminated.

**SIMPLIFIED POWER CYCLING**

When power is removed from the MRAM, data remain valid over 20 years’ time and across the temperature range. This feature, unique to MRAM, allows for Duty Cycle Power control enabling the user to reduce their overall power consumption without the concern of wear-out.

MRAM requires control signals /E and /W to track the power supply during power-up and be held high for a 2 ms start-up period, a much shorter power-up requirement than the nvSRAM. When power fails, the Everspin MRAM simply inhibits write operations and no special power down timing considerations are needed since data is always non-volatile.

The nvSRAM device requires the /WE signal to track the power supply during power-up and be held high during the power-up recall period of 20 ms. The nvSRAM must sense the power failure, decouple the power supply from its backup capacitor, wait for any SRAM operations to complete, and then perform a parallel write to the EEPROM storage element during the 8 ms period after power has failed. This sequence is complicated by the fact that power fails at various ramp rates and in some cases bounces above and below the power supply threshold (brown outs) in rapid succession. Thus raising concerns about reliability of the backup storage cycle under all system power conditions including some that cannot easily be simulated or tested.

Everspin MRAM supports unlimited read, write, and power cycles. There are no wear-out concerns with MR256A08B.

**POWER-UP SEQUENCING**

Both MRAM and nvSRAM will operate from a standard +3.3 volt power supply with +/-10% power supply range. Both MRAM and nvSRAM have similar standby and active operating currents, however, the “Start-up” time for the MRAM is 2ms vs. 20ms for the nvSRAM. Proper decoupling capacitors should be used to assure reliable operation.
RELIABILITY CONSIDERATIONS FOR COMPARISON

CY14B256LA uses conventional trapped charge technology for non-volatile storage. Data can leak away as wear-out results from temperature and excessive write cycles. Engineers must carefully design systems using nvSRAM to avoid exceeding the non-volatile write limitation of 1 million store cycles.

Everspin MRAM will provide the most cost effective non-volatile RAM solution. The nvSRAM is constructed by combining a standard 6-transistor SRAM with a non-volatile EEPROM storage element in every cell. The total cell complexity is 12-transistors. MR256A08B is built using a much simpler 1-transistor, 1-magnetic tunnel junction cell. The simple Everspin MRAM cell leads to improved manufacturing efficiency and increased reliability.
The reliability of an nvSRAM is dependent upon not only the memory chip but also the quality of the external $V_{\text{CAP}}$ capacitor. Careful capacitor selection is necessary to assure reliable power sequencing.

MRAM uses magnetic tunnel junction technology for non-volatile storage. Data does not leak away at high temperature and there is no wear-out mechanism to limit the number of read, write, or power cycles in this technology. Data retention is better than 20 years at 125 °C.
Replacing the Cypress CY14B256LA-ZS25 nvSRAM with Everspin MR256A08BMA35 MRAM

Everspin Technologies, Inc.

Information in this document is provided solely to enable system and software implementers to use Everspin Technologies products. There are no express or implied licenses granted hereunder to design or fabricate any integrated circuit or circuits based on the information in this document. Everspin Technologies reserves the right to make changes without further notice to any products herein. Everspin makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Everspin Technologies assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters, which may be provided in Everspin Technologies data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including “Typical values” must be validated for each customer application by “customer’s technical experts. Everspin Technologies does not convey any license under its patent rights nor the rights of others. Everspin Technologies products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Everspin Technologies product could create a situation where personal injury or death may occur. Should Buyer purchase or use Everspin Technologies products for any such unintended or unauthorized application, Buyer shall indemnify and hold Everspin Technologies and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Everspin Technologies was negligent regarding the design or manufacture of the part. Everspin™ and the Everspin logo are trademarks of Everspin Technologies, Inc. All other product or service names are the property of their respective owners.

Copyright © 2015 Everspin Technologies, Inc.

Replacing the Cypress CY14B256LA-ZS25 nvSRAM with Everspin’s MR256A08B MRAM

Author: Chuck Bohac, Manager Applications Engineering, Everspin Technologies chuck.bohac@everspin.com, 480-347-1161