

# PERSYST MRAM – FPGA Support with EMxxLX

The EMxxLX family of **PERSYST** MRAM devices offers high performance, multiple I/O, SPI compatible MRAM devices featuring a low pin count SPI bus interface with supported frequencies up to 200 MHz; transfer rates of 400MBps are achievable for reads and writes.

The EMxxLX is designed with the JEDEC xSPI interface and is compatible serial NOR Flash Quad and Octal SPI memories. With capacity ranging from 4Mb to 128Mb, FPGA system designers now have a multi-purpose, persistent memory that can be used as:

- Configuration Memory to store FPGA bit stream
- Code memory to store CPU instructions with very fast read
- Data memory for the FPGA/SoC with very fast read and writes

## A Unified Memory that enables very fast Over-The-Air updates



\* With 200MHz DTR serial write

## A Versatile Memory For FPGA System on a Chip Designs

- *Configure as RAM byte addressing or NOR paging*
- *Supports XIP fast code execution*
- *No Erase needed- simplify software*
- *Persistence with no endurance management needed*

## FPGA Development Board Support



- **TRENZ CRUVI with EMxxLX Daughter Card**
- **MAS EDB BOARD CERTUS PRO NX PCIe**
- Visit [www.everspin.com](http://www.everspin.com) for more info

## PERSYST MRAM – FPGA Support with EMxxLX

**Contact Information:**

Author: Joe O’Hare  
Senior Director of Marketing

**How to Reach Us:**

www.everspin.com

**E-Mail:**

support@everspin.com  
orders@everspin.com  
sales@everspin.com

**USA/Canada/South and Central America**

Everspin Technologies  
5670 W. Chandler Road, Suite 100  
Chandler, Arizona 85226  
+1-877-347-MRAM (6726)  
+1-480-347-1111

**Europe, Middle East and Africa**

support.europe@everspin.com

**Japan**

support.japan@everspin.com

**Asia Pacific**

support.asia@everspin.com

Everspin Technologies, Inc.

Information in this document is provided solely to enable system and software implementers to use Everspin Technologies products. There are no express or implied licenses granted hereunder to design or fabricate any integrated circuit or circuits based on the information in this document. Everspin Technologies reserves the right to make changes without further notice to any products herein. Everspin makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Everspin Technologies assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. “Typical” parameters, which may be provided in Everspin Technologies data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including “Typical” must be validated for each customer application by customer’s technical experts. Everspin Technologies does not convey any license under its patent rights nor the rights of others. Everspin Technologies products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Everspin Technologies product could create a situation where personal injury or death may occur. Should Buyer purchase or use Everspin Technologies products for any such unintended or unauthorized application, Buyer shall indemnify and hold Everspin Technologies and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Everspin Technologies was negligent regarding the design or manufacture of the part. Everspin™ and the Everspin logo are trademarks of Everspin Technologies, Inc. All other product or service names are the property of their respective owners.