

## 8Mb [x16] Automotive Temperature Range MRAM

## FEATURES

- Automotive -40 /+125°C temperature range
- 45 ns Read/Write cycle
- 3.3 Volt power supply
- Unlimited Read & Write endurance
- Retains data on power loss
- Data non-volatile for >20 years at temperature
- SRAM compatible timing with existing SRAM controllers
- Replaces Flash, SRAM, EEPROM or BBSRAM
- Meets MSL-3 moisture sensitivity requirements
- RoHS-compliant, SRAM-compatible TSOP2 Package



MR3A16AUYS45  
54-TSOP2



## INTRODUCTION

The **MR3A16AUYS45** [x16] is an 8,386,608 bit magnetoresistive random access memory (MRAM) device organized as 524,288 words of 16 bits. It is available in a 54-pin thin small outline package (TSOP Type 2), compatible with similar low-power SRAM products and other nonvolatile RAM products.

The MR3A16AUYS45 has a -40/+125°C operating temperature range and offers SRAM-compatible 45ns read/write timing with unlimited endurance. Data is always non-volatile for greater than 20 years and automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification. Data retention is duty cycle limited at the temperature extremes.

This product is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly, providing high reliability storage over the automotive temperature range of -40/+125°C. These products are not AEC Q-100 qualified.

## TABLE OF CONTENTS


<b>FEATURES .....</b>	<b>1</b>
<b>INTRODUCTION .....</b>	<b>1</b>
<b>BLOCK DIAGRAMS AND DEVICE PIN FUNCTIONS.....</b>	<b>4</b>
Figure 1 – MR3A16AUYS45 Block Diagram .....	4
Table 1 – MR3A16AUYS45 Pin Functions .....	4
<b>PACKAGE PINOUTS AND OPERATING MODES.....</b>	<b>5</b>
Figure 2 – MR3A16AUYS45 TSOP2 Package Pinouts.....	5
Table 2 – MR3A16AUYS45 Operating Modes .....	5
<b>ELECTRICAL SPECIFICATIONS .....</b>	<b>6</b>
<b>Absolute Maximum Ratings .....</b>	<b>6</b>
Table 3 – Absolute Maximum Ratings.....	6
<b>Operating Conditions .....</b>	<b>7</b>
Table 4 – Operating Conditions.....	7
<b>Power Up and Power Down Sequencing .....</b>	<b>8</b>
Figure 3 – Power Up and Power Down Sequencing .....	8
<b>DC and Power Supply Characteristics.....</b>	<b>9</b>
Table 5 – DC Characteristics.....	9
Table 6 – Power Supply Characteristics .....	9
<b>TIMING SPECIFICATIONS .....</b>	<b>10</b>
Table 7 – Capacitance <sup>1</sup> .....	10
Table 8 – AC Measurement Conditions .....	10
Figure 4 – Output Load Test Low and High.....	10
Figure 5 – Output Load Test All Other Parameters .....	10

## Table of Contents - Cont'd

<b>Read Mode .....</b>	<b>11</b>
Table 9 – Read Cycle Timing .....	11
Figure 6 – Read Cycle 1 .....	12
Figure 7 – Read Cycle 2 .....	12
<b>Write Mode .....</b>	<b>13</b>
Table 10 – Write Cycle Timing 1 ( $\overline{W}$ Controlled) <sup>1</sup>	13
Figure 8 – Write Cycle Timing 1 ( $\overline{W}$ Controlled)	14
Table 11 – Write Cycle Timing 2 ( $\overline{E}$ Controlled) <sup>1</sup>	15
Figure 9 – Write Cycle Timing 2 ( $\overline{E}$ Controlled)	16
Table 12 – Write Cycle Timing 3 ( $\overline{LB}/\overline{UB}$ Controlled) <sup>1</sup>	17
Figure 10 – Write Cycle Timing 3 ( $\overline{LB}/\overline{UB}$ Controlled)	18
<b>ORDERING INFORMATION .....</b>	<b>19</b>
Table 13 – Part Number Decoder .....	19
Table 14 – Ordering Part Numbers.....	19
<b>PACKAGE OUTLINE DRAWINGS.....</b>	<b>20</b>
Figure 11 – 54-TSOP2 Package Outline Drawing .....	20
<b>REVISION HISTORY .....</b>	<b>22</b>
<b>HOW TO CONTACT US.....</b>	<b>23</b>

## BLOCK DIAGRAMS AND DEVICE PIN FUNCTIONS

**Figure 1 – MR3A16AUYS45 Block Diagram**




**Table 1 – MR3A16AUYS45 Pin Functions**

Signal Name	Function
A	Address Input
$\bar{E}$	Chip Enable
$\bar{W}$	Write Enable
$\bar{G}$	Output Enable
$\bar{UB}$	Upper Byte Enable
$\bar{LB}$	Lower Byte Enable
DQ	Data I/O
$V_{DD}$	Power Supply
$V_{SS}$	Ground
DC	Do Not Connect
NC	No Connection

## PACKAGE PINOUTS AND OPERATING MODES

**Figure 2 – MR3A16AUYS45 TSOP2 Package Pinouts**



**54-TSOP2**

**Table 2 – MR3A16AUYS45 Operating Modes**

$\bar{E}$ <sup>1</sup>	$\bar{G}$ <sup>1</sup>	$\bar{W}$ <sup>1</sup>	$\bar{L}_B$ <sup>1</sup>	$\bar{U}_B$ <sup>1</sup>	Mode	$V_{DD}$ Current	DQL[7:0] <sup>2</sup>	DQU[15:8] <sup>2</sup>
H	X	X	X	X	Not selected	$I_{SB1}, I_{SB2}$	Hi-Z	Hi-Z
L	H	H	X	X	Output disabled	$I_{DDR}$	Hi-Z	Hi-Z
L	X	X	H	H	Output disabled	$I_{DDR}$	Hi-Z	Hi-Z
L	L	H	L	H	Lower Byte Read	$I_{DDR}$	$D_{Out}$	Hi-Z
L	L	H	H	L	Upper Byte Read	$I_{DDR}$	Hi-Z	$D_{Out}$
L	L	H	L	L	Word Read	$I_{DDR}$	$D_{Out}$	$D_{Out}$
L	X	L	L	H	Lower Byte Write	$I_{DDW}$	$D_{in}$	Hi-Z
L	X	L	H	L	Upper Byte Write	$I_{DDW}$	Hi-Z	$D_{in}$
L	X	L	L	L	Word Write	$I_{DDW}$	$D_{in}$	$D_{in}$

1. H = high, L = low, X = don't care

2. Hi-Z = high impedance

## ELECTRICAL SPECIFICATIONS

### Absolute Maximum Ratings

These devices contain circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field greater than the maximum field intensity specified in the maximum ratings.

**Table 3 – Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Supply voltage <sup>2</sup>	V <sub>DD</sub>	-0.5 to 4.0	V
Voltage on any pin <sup>2</sup>	V <sub>IN</sub>	-0.5 to V <sub>DD</sub> + 0.5	V
Output current per pin	I <sub>OUT</sub>	±20	mA
Package power dissipation <sup>3</sup>	P <sub>D</sub>	0.600	W
Temperature under bias	T <sub>BIAST</sub>	-45 to 130	°C
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C
Lead temperature during solder (3 minute max)	T <sub>Lead</sub>	260	°C
Maximum magnetic field during write	H <sub>max_write</sub>	8000	A/m
Maximum magnetic field during read or standby	H <sub>max_read</sub>	8000	A/m

1. Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.
2. All voltages are referenced to V<sub>SS</sub>. The DC value of V<sub>IN</sub> must not exceed actual applied V<sub>DD</sub> by more than 0.5V. The AC value of V<sub>IN</sub> must not exceed applied V<sub>DD</sub> by more than 2V for 10ns with I<sub>IN</sub> limited to less than 20mA.
3. Power dissipation capability depends on package characteristics and use environment.

## Operating Conditions

**Table 4 – Operating Conditions**

Parameter	Symbol	Min	Typical	Max	Unit
Power supply voltage	$V_{DD}$	3.0 <sup>1</sup>	3.3	3.6	V
Write inhibit voltage	$V_{WI}$	2.5	2.7	3.0 <sup>1</sup>	V
Input high voltage	$V_{IH}$	2.2	-	$V_{DD} + 0.3$ <sup>2</sup>	V
Input low voltage	$V_{IL}$	-0.5 <sup>3</sup>	-	0.8	V
Ambient Operating Temperature <sup>4</sup>	$T_A$	-40	-	+125	°C

1. There is a 2 ms startup time once  $V_{DD}$  exceeds  $V_{DD,(\min)}$ . See "Power Up and Power Down Sequencing" below.
2.  $V_{IH}(\max) = V_{DD} + 0.3 V_{DC}$ ;  $V_{IH}(\max) = V_{DD} + 2.0 V_{AC}$  (pulse width  $\leq 10$  ns) for  $I \leq 20.0$  mA.
3.  $V_{IL}(\min) = -0.5 V_{DC}$ ;  $V_{IL}(\min) = -2.0 V_{AC}$  (pulse width  $\leq 10$  ns) for  $I \leq 20.0$  mA.
4. The ambient operating temperature rating assumes a 10% duty cycle (2 years out of 20 years life) for operating temperatures between +85°C and +125°C.


## Power Up and Power Down Sequencing

The MRAM is protected from write operations whenever  $V_{DD}$  is less than  $V_{WI}$ . As soon as  $V_{DD}$  exceeds  $V_{DD}(\text{min})$ , there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The  $\bar{E}$  and  $\bar{W}$  control signals should track  $V_{DD}$  on power up to  $V_{DD} - 0.2\text{ V}$  or  $V_{IH}$  (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that a signal remains high if the driving signal is Hi-Z during power up. Any logic that drives  $\bar{E}$  and  $\bar{W}$  should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where  $V_{DD}$  goes below  $V_{WI}$ , writes are protected and a startup time must be observed when power returns above  $V_{DD}(\text{min})$ .

**Figure 3 – Power Up and Power Down Sequencing**



## DC and Power Supply Characteristics

**Table 5 – DC Characteristics**

Symbol	Parameter	Conditions	Min	Max	Unit
$I_{Ikg(I)}$	Input leakage current	All	-	$\pm 1$	$\mu A$
$I_{Ikg(O)}$	Output leakage current	All	-	$\pm 1$	$\mu A$
$V_{OL}$	Output low voltage	$I_{OL} = +4 \text{ mA}$	-	0.4	V
		$I_{OL} = +100 \mu A$		$V_{SS} + 0.2$	V
$V_{OH}$	Output high voltage	$I_{OH} = -4 \text{ mA}$	2.4	-	V
		$I_{OH} = -100 \mu A$	$V_{DD} - 0.2$	-	V

**Table 6 – Power Supply Characteristics**

Symbol	Parameter	Typical	Max	Unit
$I_{DDR}$	AC active supply current - read modes <sup>1</sup> $I_{OUT} = 0 \text{ mA}, V_{DD} = \text{max.}$	60	68	mA
$I_{DDW}$	AC active supply current - write modes <sup>1</sup> $V_{DD} = \text{max}$	152	180	mA
$I_{SB1}$	AC standby current $V_{DD} = \text{max}, \bar{E} = V_{IH}$ No other restrictions on other inputs.	9	14	mA
$I_{SB2}$	CMOS standby current $\bar{E} \geq V_{DD} - 0.2 \text{ V}$ and $V_{In} \leq V_{SS} + 0.2 \text{ V}$ or $\geq V_{DD} - 0.2 \text{ V}$ $V_{DD} = \text{max}, f = 0 \text{ MHz}$	5	9	mA

1. All active current measurements are measured with one address transition per cycle and at minimum cycle time.

## TIMING SPECIFICATIONS

**Table 7 – Capacitance<sup>1</sup>**


Symbol	Parameter	Typical	Max	Unit
$C_{In}$	Address input capacitance	-	6	pF
$C_{In}$	Control input capacitance	-	6	pF
$C_{I/O}$	Input/Output capacitance	-	8	pF

1.  $f = 1.0 \text{ MHz}$ ,  $dV = 3.0 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ , periodically sampled rather than 100% tested.


**Table 8 – AC Measurement Conditions**

Parameter	Value	Unit
Logic input timing measurement reference level	1.5	V
Logic output timing measurement reference level	1.5	V
Logic input pulse levels	0 or 3.0	V
Input rise/fall time	2	ns
Output load for low and high impedance parameters	See Figure 6	
Output load for all other timing parameters	See Figure 7	

**Figure 4 – Output Load Test Low and High**



**Figure 5 – Output Load Test All Other Parameters**




## Read Mode

**Table 9 – Read Cycle Timing**


Symbol	Parameter	Min	Max	Unit
$t_{AVAV}$	Read cycle time	45	-	ns
$t_{AVQV}$	Address access time	-	45	ns
$t_{ELQV}$	Enable access time <sup>2</sup>	-	45	ns
$t_{GLQV}$	Output enable access time	-	15	ns
$t_{BLQV}$	Byte enable access time	-	15	ns
$t_{AXQX}$	Output hold from address change	3	-	ns
$t_{ELQX}$	Enable low to output active <sup>3</sup>	3	-	ns
$t_{GLQX}$	Output enable low to output active <sup>3</sup>	0	-	ns
$t_{BLQX}$	Byte enable low to output active <sup>3</sup>	0	-	ns
$t_{EHQZ}$	Enable high to output Hi-Z <sup>3</sup>	0	15	ns
$t_{GHQZ}$	Output enable high to output Hi-Z <sup>3</sup>	0	10	ns
$t_{BHQZ}$	Byte high to output Hi-Z <sup>3</sup>	0	10	ns

1.  $\bar{W}$  is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.
2. Addresses valid before or at the same time  $\bar{E}$  goes low.
3. This parameter is sampled and not 100% tested. Transition is measured  $\pm 200$  mV from the steady-state voltage.

**Figure 6 – Read Cycle 1**



**Figure 7 – Read Cycle 2**




## Write Mode

**Table 10 – Write Cycle Timing 1 ( $\bar{W}$  Controlled) <sup>1</sup>**

Symbol	Parameter	Min	Max	Unit
$t_{AVAV}$	Write cycle time <sup>2</sup>	45	-	ns
$t_{AVWL}$	Address set-up time	0	-	ns
$t_{AVWH}$	Address valid to end of write ( $\bar{G}$ high)	30	-	ns
$t_{AVWH}$	Address valid to end of write ( $\bar{G}$ low)	30	-	ns
$t_{WLWH}$ $t_{WLEH}$	Write pulse width ( $\bar{G}$ high)	15	-	ns
$t_{WLWH}$ $t_{WLEH}$	Write pulse width ( $\bar{G}$ low)	15	-	ns
$t_{DVWH}$	Data valid to end of write	10	-	ns
$t_{WHDX}$	Data hold time	0	-	ns
$t_{WLQZ}$	Write low to data Hi-Z <sup>3</sup>	0	15	ns
$t_{WHQX}$	Write high to output active <sup>3</sup>	3	-	ns
$t_{WHAX}$	Write recovery time	12	-	ns

1. All write occurs during the overlap of  $\bar{E}$  low and  $\bar{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\bar{G}$  goes low at the same time or after  $\bar{W}$  goes low, the output will remain in a high impedance state. After  $\bar{W}$ ,  $\bar{E}$  or  $\bar{UB}/\bar{LB}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\bar{E}$  being asserted low in one cycle to  $\bar{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
2. All write cycle timings are referenced from the last valid address to the first transition address.
3. This parameter is sampled and not 100% tested. Transition is measured  $\pm 200$  mV from the steady-state voltage. At any given voltage or temperature,  $t_{WLQZ}(\text{max}) < t_{WHQX}(\text{min})$ .

**Figure 8 – Write Cycle Timing 1 ( $\overline{W}$  Controlled)**




**Table 11 – Write Cycle Timing 2 (E Controlled) <sup>1</sup>**

Symbol	Parameter	Min	Max	Unit
$t_{AVAV}$	Write cycle time <sup>2</sup>	45	-	ns
$t_{AVEL}$	Address set-up time	0	-	ns
$t_{AVEH}$	Address valid to end of write ( $\bar{G}$ high)	30	-	ns
$t_{AVEH}$	Address valid to end of write ( $\bar{G}$ low)	30	-	ns
$t_{ELEH}$ $t_{ELWH}$	Enable to end of write ( $\bar{G}$ high)	15	-	ns
$t_{ELEH}$ $t_{ELWH}$	Enable to end of write ( $\bar{G}$ low) <sup>3</sup>	15	-	ns
$t_{DVEH}$	Data valid to end of write	10	-	ns
$t_{EHDX}$	Data hold time	0	-	ns
$t_{EHAX}$	Write recovery time	12	-	ns

1. All write occurs during the overlap of  $\bar{E}$  low and  $\bar{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\bar{G}$  goes low at the same time or after  $\bar{W}$  goes low, the output will remain in a high impedance state. After  $\bar{W}$ ,  $\bar{E}$  or  $\bar{UB}/\bar{LB}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\bar{E}$  being asserted low in one cycle to  $\bar{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
2. All write cycle timings are referenced from the last valid address to the first transition address.
3. If  $\bar{E}$  goes low at the same time or after  $\bar{W}$  goes low, the output will remain in a high-impedance state. If  $\bar{E}$  goes high at the same time or before  $\bar{W}$  goes high, the output will remain in a high-impedance state.

**Figure 9 – Write Cycle Timing 2 ( $\bar{E}$  Controlled)**




**Table 12 – Write Cycle Timing 3 ( $\overline{LB}/\overline{UB}$  Controlled)<sup>1</sup>**

Symbol	Parameter	Min	Max	Unit
$t_{AVAV}$	Write cycle time <sup>2</sup>	45	-	ns
$t_{AVBL}$	Address set-up time	0	-	ns
$t_{AVBH}$	Address valid to end of write ( $\overline{G}$ high)	30	-	ns
$t_{AVBH}$	Address valid to end of write ( $\overline{G}$ low)	30	-	ns
$t_{BLEH}$ $t_{BLWH}$	Write pulse width ( $\overline{G}$ high)	15	-	ns
$t_{BLEH}$ $t_{BLWH}$	Write pulse width ( $\overline{G}$ low)	15	-	ns
$t_{DVBH}$	Data valid to end of write	10	-	ns
$t_{BHDX}$	Data hold time	0	-	ns
$t_{BHAX}$	Write recovery time	12	-	ns

1. All write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$ ,  $\overline{E}$  or  $\overline{UB}/\overline{LB}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. If both byte control signals are asserted, the two signals must have no more than 2 ns skew between them. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.
2. All write cycle timings are referenced from the last valid address to the first transition address.

**Figure 10 – Write Cycle Timing 3 ( $\overline{LB}/\overline{UB}$  Controlled)**



## ORDERING INFORMATION

**Table 13 – Part Number Decoder**

**Toggle MRAM (Parallel I/O)**

Example Ordering Part Number	Memory	Density	Type	I/O Width	Rev.	Temp	Package	Speed	Packing	Grade
	MR	3	A	16	A	U	YS	45	R	
MRAM	MR									
256 Kb		256								
1 Mb		0								
2 Mb		1								
4 Mb		2								
8 Mb		3								
16Mb		4								
32Mb		5								
Async 3.3v			A							
Async 3.3v Vdd and 1.8v Vddq			D							
Async 3.3v Vdd and 1.8v Vddq with 2.7v min. Vdd			DL							
8-bit			08							
16-bit			16							
Rev A			A							
Rev B			B							
Commercial	0 to 70°C	Blank								
Industrial	-40 to 85°C	C								
AEC Q-100 Grade 3	-40 to 85°C	P								
Extended	-40 to 105°C	V								
AEC Q-100 Grade 2	-40 to 105°C	N								
Automotive	-40 to 125°C	U								
AEC-Q100 Grade 1	-40 to 125°C	M								
44-TSOP2		YS								
48-BGA		MA								
35 ns		35								
45 ns		45								
Tray		Blank								
Tape and Reel		R								
Engineering Samples		ES								
Customer Samples		CS								
Mass Production		Blank								


**Table 14 – Ordering Part Numbers**

Grade	Temp Range	Density	I/O Width	Package	Shipping Container	Order Part Number
Automotive <sup>1</sup>	-40C to +125 °C	8 Mb	x16	54-TSOP2	Trays	MR3A16AUYS45
					Tape & Reel	MR3A16AUYS45R

1. Not AEC Q-100 Qualified.

## PACKAGE OUTLINE DRAWINGS

**Figure 11 – 54-TSOP2 Package Outline Drawing**



**Figure 14 - 54-TSOP2 Package Outline Drawing - Cont'd**

Ref	Min	Nominal	Max
A			1.20
A1	0.05	0.10	0.15
A2	0.95	1.00	1.05
b	0.30	0.35	0.45
c	0.12		0.21
D	22.10	22.22	22.35
E	11.56	11.76	11.95
E1	10.03	10.16	10.29
e	0.80 BSC		
L	0.40	0.50	0.60
L1	0.80 REF		
R1	0.12	-	-
R2	0.12	-	0.25
θ	0°	-	8°
θ1	0.40	-	-
θ2	15° REF		
θ3	15° REF		

1. Dimensions in Millimeters.
2. Package dimensions refer to JEDEC MS-024

## REVISION HISTORY

Rev	Date	Description of Change
1.0	November 7, 2019	Initial release.
1.1	March 12, 2020	Updated Table 13 to correct temperature designator.

## HOW TO CONTACT US

### How to Reach Us:

Home Page:

[www.everspin.com](http://www.everspin.com)

### World Wide Information Request

#### **WW Headquarters - Chandler, AZ**

5670 W. Chandler Blvd., Suite 100

Chandler, Arizona 85226

Tel: +1-877-480-MRAM (6726)

Local Tel: +1-480-347-1111

Fax: +1-480-347-1175

[support@everspin.com](mailto:support@everspin.com)

[orders@everspin.com](mailto:orders@everspin.com)

[sales@everspin.com](mailto:sales@everspin.com)

#### **Europe, Middle East and Africa**

Everspin Europe Support

[support.europe@everspin.com](mailto:support.europe@everspin.com)

#### **Japan**

Everspin Japan Support

[support.japan@everspin.com](mailto:support.japan@everspin.com)

#### **Asia Pacific**

Everspin Asia Support

[support.asia@everspin.com](mailto:support.asia@everspin.com)

**Filename:**

MR3A16AUYS45\_rev1.1\_03112020

### **Everspin Technologies, Inc.**

Information in this document is provided solely to enable system and software implementers to use Everspin Technologies products. There are no express or implied licenses granted hereunder to design or fabricate any integrated circuit or circuits based on the information in this document. Everspin Technologies reserves the right to make changes without further notice to any products herein. Everspin makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Everspin Technologies assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters, which may be provided in Everspin Technologies data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including "Typicals" must be validated for each customer application by customer's technical experts. Everspin Technologies does not convey any license under its patent rights nor the rights of others. Everspin Technologies products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Everspin Technologies product could create a situation where personal injury or death may occur. Should Buyer purchase or use Everspin Technologies products for any such unintended or unauthorized application, Buyer shall indemnify and hold Everspin Technologies and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Everspin Technologies was negligent regarding the design or manufacture of the part. Everspin™ and the Everspin logo are trademarks of Everspin Technologies, Inc. All other product or service names are the property of their respective owners.

Copyright © 2019 Everspin Technologies, Inc.